

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS P.O. Box 1450 Alexandria, Vignia 22313-1450 www.nspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/017,658	12/12/2001	Scott Derner	400.105US01 7933			
27073	7590 05/21/2003					
LEFFERT JAY & POLGLAZE, P.A. P.O. BOX 581009 MINNEAPOLIS, MN 55458-1009			EXAMINER			
			NGUYEN, TAN			
			ART UNIT	PAPER NUMBER		
			2818			
			DATE MAILED: 05/21/2003	DATE MAILED: 05/21/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

,		Application No	· •	Applicant(s)	1, /
		10/017,658		DERNER ET AL.	W
	Office Action Summary	Examiner		Art Unit	
		Tan T. Ng		2818	
Period fo	The MAILING DATE of this communication ap or Reply	pears on the cove	er sheet with the c	orrespondence addr	ess
THE I - Exter after - If the - If NO - Failur - Any re	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. Issions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reperiod for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by statutely received by the Office later than three months after the mailing displayed term adjustment. See 37 CFR 1.704(b).	.136(a). In no event, how	vever, may a reply be tin inimum of thirty (30) day ISIX (6) MONTHS from to become ARANDONE	nely filed s will be considered timely. the mailing date of this comi	munication.
1)🖂	Responsive to communication(s) filed on 15	April 2003 .			
2a)		his action is non-	īnal.		
3)□ Dispositi	Since this application is in condition for allow closed in accordance with the practice under on of Claims	rance except for f Ex parte Quayle	ormal matters, pr , 1935 C.D. 11, 4	osecution as to the 53 O.G. 213.	merits is
4)⊠	Claim(s) <u>1-4,8-17,21 and 22</u> is/are pending ir	the application.			
4	a) Of the above claim(s) <u>5-7 and 18-20</u> is/are	withdrawn from	consideration.		
5)	Claim(s) is/are allowed.				
6)⊠	Claim(s) <u>1-4,8-17,21 and 22</u> is/are rejected.				
7)	Claim(s) is/are objected to.				
8) 🗌	Claim(s) are subject to restriction and/o	or election require	ment.		
Application	on Papers				
9)□ T	he specification is objected to by the Examine	er.			
10)□ T	he drawing(s) filed on is/are: a)□ acce	pted or b) object	ed to by the Exar	niner.	
_	Applicant may not request that any objection to the				
11)∐ T	he proposed drawing correction filed on			ved by the Examiner.	
	If approved, corrected drawings are required in re		tion.		
	he oath or declaration is objected to by the Ex	kaminer.		•	
	nder 35 U.S.C. §§ 119 and 120				
	Acknowledgment is made of a claim for foreigi	n priority under 3	5 U.S.C. § 119(a)	-(d) or (f).	
a)[] All b) ☐ Some * c) ☐ None of:				
•	I.☐ Certified copies of the priority document	s have been rece	ived.		
2	2.☐ Certified copies of the priority document	s have been rece	ived in Application	on No	
	B. Copies of the certified copies of the prio application from the International Bu se the attached detailed Office action for a list	reau (PCT Rule [,]	7.2(a))		age
	cknowledgment is made of a claim for domesti				nliantian'
a)	☐ The translation of the foreign language pro	visional applicati	on has been rece	eived.	plication).
رم رسارت /Attachment	cknowledgment is made of a claim for domest	ic priority under 3	5 U.S.C. 99 120	ang/or 121.	
) Notice 2) Notice	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948) ation Disclosure Statement(s) (PTO-1449) Paper No(s) _	4) 5) 6)	Interview Summary Notice of Informal Po Other:	(PTO-413) Paper No(s) atent Application (PTO-19	· 52)
5. Patent and Trac ΓΟ-326 (Rev.		tion Summary		Part of Paper No. 9	

Application/Control Number: 10/017,658

Art Unit: 2818

1. The following action is in response to the Amendment and Response filed by Applicants on April 15, 2003.

- 2. Claims 1-4, 8-17 and 21-22 are pending.
- 3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1-4, 9-12, 14-16, 17, 21-22 are rejected under 35 U.S.C. 102(b) as being anticipated by Takasugi (U.S. Patent No. 5,663,906).

Regarding claims 1, 14 and 17, Takasugi discloses in figures 1-2 a semiconductor memory device comprises a memory array [10] (column 3, line 57). The memory cell array [10] is made up of a plurality of subarrays [10₁-10_n]. Further, the memory cell array [10] comprises a DROM (DRAM and ROM) unit [10A] comprised of memory cells which serve as volatile memory (DRAM) (column 9, lines 58-59, 63 to column 10, line 5), and memory cells serve as a non-volatile memory (ROM) (column 3, line 66 to column 4, line 5). Takasugi further discloses each of the subarrays [10₁-10_n] includes a pair of complementary bit lines [BL_i,/BL_i] (column 4, line 7) coupled to the memory cells and a sense amplifier [12_i] (column 4, line 29). A first conductive line [13_i] having the same potential as the power supply potential (Vcc level) and a second conductive line [/13_i] having the same potential as the ground potential (Vss level) are disposed in the DROM unit [10A] of the subarray [10] (column 4, lines 52-56). Takasugi discloses one transistor/one capacitor type memory cells [11_k,l] are respectively

Application/Control Number: 10/017,658

Art Unit: 2818

electrically connected to points where the bit line pairs and the word lines intersect respectively (column 4, lines 12-16). The memory cell $[11_{k,l}]$ is made up of a capacitor $[C_{k,l}]$ and an n-channel transistor $[T_{k,l}]$ for the charge transfer (column 4, lines 16-18).

Takasugi teaches that the memory cells which stored fixed data "1" (HIGH LEVEL) therein of the memory cells serving as the ROM of the DROM unit [10A] i.e. memory cells [11_{1,l}, 11_{2,l}, 11_{5,l}, 11_{6,l}] are electrically connected to either the first conductive line [13_i] or the second conductive line [/13_i] (column 4, lines 56-61). As Takasugi disclosed the memory cells coupled to the first conductive line [13_i] so that the memory cells store data "1", it inherently teaches the memory cells are hard programmed to a first data state.

Regarding claim 9, Takasugi disclosed in figure 6 a second embodiment has a DROM unit [10A] and a DRAM unit [10B] provided in a manner similar to the memory device in Figure 1. In the second embodiment only a conductive line [13i] is provided (column 11, line 34-39) to render memory cells [111,1, 115,1] ROM cells. The other memory cells [112,1, 114,1, 116,1] of the DROM unit [10A] do not have the conductive line, are DRAM cells as disclosed in column 4, lines 1-6).

Regarding claims 2 and 10, Takasugi disclosed the cells [$11_{1,1}$, $11_{2,1}$, $11_{5,1}$, $11_{6,1}$] are ROM cells having transistors [$T_{1,1}$, $T_{2,1}$, $T_{5,1}$, $T_{6,1}$] coupled to either the bit line [BL_i] or [BL_i], and the cells [BL_i] are the DRAM cells having transistors [BL_i] coupled to either the bit line [BL_i] or [BL_i]. The gate of the ROM cells [BL_i] and the gate of the DRAM cells [BL_i] are coupled to different word lines [BL_i] and [BL_i] and [BL_i].

Application/Control Number: 10/017,658

Art Unit: 2818

Regarding claims 3-4, 11-12, 15-16, 21-22, Takasugi disclosed that the ROM cells are coupled to either the first conductive line [13 $_{i}$] which has potential [Vcc] or the second conductive line [/13 $_{i}$] which has potential [V_{ss}] (column 4, lines 56-61).

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 8 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Takasugi in view of Koga (U.S. Patent No. 5,675,547).
- 7. See description of Takasugi in paragraph 4, supra. Takasugi does not disclose the capacitor of the ROM cell is hard programmed by shoring the dielectric layer of the capacitor.
- 8. Koga discloses a volatile storage device including a non-volatile storage block.

 Koga further discloses the semiconductor storage device comprises a plurality of first memory cells for storing volatile information. A plurality of second memory cells for nonvolatily storing information. Each of the second memory cells having a cell selecting transistor and a capacitor connected at one end of the selecting transistor. A nonvolatile information storage control means for selectively applying a given voltage to the other end of the capacitor to thereby destroy the capacitor and nonvolatily store information into the second memory cells.

Application/Control Number: 10/017.658

Art Unit: 2818

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the memory device of Takasugi by providing the nonvolatile storage control means of Koga.

The rationale is as follows: A person of ordinary skill in the art at the time the invention was made would have been motivated to use the non-volatile storage control means of Koga to destroy the dielectric film constituting the capacitor to convert the volatile cell to a non-volatile cell.

9. Applicant's arguments with respect to claims 1-4, 8, 14-17 and 21-22 have been considered but are most in view of the new ground(s) of rejection.

10. REMARKS

Applicants asserted in the Remarks that Takasugi does not teach the hard programming of a memory cell. In view of Applicant's assertion, Takasugi discloses the memory cells in the DROM unit [10B] are coupled to either the first conductive line [13i], which has a potential [Vcc], or the second conductive line [/13i], which has potential [Vss] to render the memory cells storing fixed data "1" (column 4, lines 56-60). The connection of the conductive line to the memory cells to render the cells storing fixed data would be considered as hard programming the memory cells.

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tan T. Nguyen whose telephone number is (703) 308-1298. The examiner can normally be reached on Monday to Friday from 07:00 AM to 03:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David C. Nelms, can be reached on (703) 308-4910. The fax phone number for the organization where this application or proceeding is assigned is (703) 308-7724.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Tan T. Nguyen Primary Examiner Art Unit 2818 May 16, 2003